CPU design - PDFSEARCH.IO - Document Search Engine

CPU design
Results: 174

#	Item
61	Electrical Verification of the HP PA 8000 Processor Electrical verification applies techniques from both functional verification and reliability and environmental testing to improve the quality of the CPU. Electrical ver Add to Reading List Source URL: davefaq.com Language: English - Date: 2000-08-22 08:44:34 Engineering Software testing Design for X Electrical engineering Shmoo plot Reliability engineering Shmoo Failure causes Debugging Failure Technology Systems engineering
62	Design and Implementation of the NUMAchine Multiprocessor A. Grbic, S. Brown, S. Caranci, R. Grindley, M. Gusat, G. Lemieux, K. Loveless, N. Manjikian , S. Srbljic , M. Stumm, Z. Vranesic and Z. Zilic Add to Reading List Source URL: www.eecg.toronto.edu Language: English - Date: 1999-09-21 22:20:54 Parallel computing Cache coherency Computer buses CPU cache Central processing unit Non-Uniform Memory Access Cache coherence Cache Conventional PCI Computing Computer hardware Computer memory
63	HOT Chips 2003 Intelligent Energy Management: An SoC design based on ARM926EJ-S THE ARCHITECTURE FOR THE DIGITAL WORLD Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:41:25 Central processing unit Dynamic voltage scaling Power Management Unit Power management Electronics CPU core voltage System on a chip Energy conservation Computer hardware Computing
64	Design and Evaluation of Storage Organizations for Read-Optimized Main Memory Databases Craig Chasseur Jignesh M. Patel Add to Reading List Source URL: www.vldb.org Language: English - Date: 2013-10-08 06:26:08 Database management systems Query optimizer Database index B+ tree Extensible Storage Engine Relational database Column-oriented DBMS CPU cache Search engine indexing Data management Data Information
65	POWER4 Systems: Design for Reliability Douglas Bossen, Joel Tendler, Kevin Reick IBM Server Group, Austin, TX Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:38:57 Computer architecture Computing CPU cache Multi-chip module Dynamic random-access memory IBM z10 TILE-Gx Computer hardware Computer memory POWER4
66	ENERGY-EFFICIENT THREAD-LEVEL SPECULATION CHIP MULTIPROCESSORS WITH THREAD-LEVEL SPECULATION HAVE BECOME THE SUBJECT OF INTENSE RESEARCH. THIS WORK REFUTES THE CLAIM THAT SUCH A DESIGN IS NECESSARILY TOO ENERGY INEFFICIE Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2006-02-09 23:08:49 Computing CPU cache Cache Microarchitecture Parallel computing AMD 10h Compiler optimization Central processing unit Computer hardware Computer architecture
67	Facelift: Hiding and Slowing Down Aging in Multicores∗ Abhishek Tiwari and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Abstract Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2008-09-13 00:18:06 Computer hardware Computer architecture Integrated circuits Microprocessors Electronic design Frequency scaling Microarchitecture Hot carrier injection CPU cache Electronic engineering Electronics Central processing unit
68	Design Trade-Offs in High-Throughput Coherence Controllers Anthony-Trung Nguyen Microprocessor Research Labs Intel Corporation Santa Clara, CA[removed]removed] Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2003-09-30 19:13:24 CPU cache Cache MESI protocol Parallel computing Computing Cache coherency Computer hardware
69	The Design Complexity of Program Undo Support in a General-Purpose Processor Radu Teodorescu and Josep Torrellas Department of Computer Science University of Illinois at Urbana-Champaign http://iacoma.cs.uiuc.edu Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2005-10-16 18:49:08 Central processing unit Cache CPU cache Computer memory Microarchitecture AMD 10h Parallel computing LEON Speculative execution Computer hardware Computer architecture Computer engineering
70	Design Note: Target Considerations for Coldfire † Jonathan S. Shapiro, Ph.D. The EROS Group, LLC Dec 1, 2007 Abstract Add to Reading List Source URL: www.coyotos.org Language: English - Date: 2014-08-13 02:10:11 Virtual memory Computing Computer memory CPU cache Cache Page table Page Microkernel Kernel Computer architecture Central processing unit Computer hardware

UPDATE